




FORM PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 00174/188	SERIAL NO. 09/761,609
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		APPLICANT Andy L. Lee et al.	
		FILING DATE 1/16/01	GROUP 2818



## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER  
INITIALS

HC

P. Chow et al., "A 1.2 $\mu$ m CMOS FPGA using Cascaded Logic Blocks and Segmented Routing", FPGAs, Chapter 3.2, pp. 91-102, W.R. Moore and W. Luk (eds.), Abingdon EE&CS Books, Abingdon, (UK), 1991.

L. Mintzer, "FIR Filters with the Xilinx FPGA", FPGA '92 #129-#134.

"Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays", Advance Data Sheet, AT&T Microelectronics, February 1993, pp. 1-36 and 65-87.

The Programmable Logic Data Book, 1994, Xilinx Inc., San Jose, CA, cover pages and pp. 2-5 through 2-102 ("XC4000 Logic Cell Array Families").

B. Klein, "Use LFSRs to Build Fast FPGA-Based Counters", Electronic Design, March 21, 1994, pp. 87, 88, 90, 94, 96, 97, and 100,

A. DeHon, "Reconfigurable Architectures for General-Purpose Computing", M.I.T. Ph.D. thesis, September 1996.

R. Iwanczuk, "Using the XC4000 RAM Capability", XAPP 031.000, Xilinx, Inc., San Jose, CA.

J.R. Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", 0-8186-8159-4/97 \$10.00 © 1997 IEEE, pp. 12-21.

A. Ohta et al., "New FPGA Architecture for Bit-Serial Pipeline Datapath", 0-8186-8900-5/98 \$10.00 © 1998 IEEE, pp. 58-67.

"XC4000E and XC4000X Series Field Programmable Gate Arrays; Product Specification", May 14, 1999 (Version 1.6), Xilinx Inc., San Jose, CA, pp. 6-5 through 6-72.

"Flex 10K Embedded Programmable Logic Family", Data Sheet, June 1999, ver. 4.01, Altera Corporation, San Jose, CA, pp. 1-137.

"Flex 10KE Embedded Programmable Logic Family", Data Sheet, August 1999, ver. 2.02, Altera Corporation, San Jose, CA, pp. 1-120.

"XC4000XLA/XV Field Programmable Gate Arrays; Product Specification", DS015 (v1.3) October 18, 1999, Xilinx Inc., San Jose, CA, pp. 6-157 through 6-170.

HC  
"Triscend E5 Configurable System-on-Chip Family", Triscend Corporation, January 2000 (Version 1.00) Product Description, cover page and pp. 25-28.

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.  
00174/188SERIAL NO.  
09/761,609INFORMATION DISCLOSURE  
STATEMENT BY APPLICANTAPPLICANT  
Andy L. Lee et al.FILING DATE  
1/16/01GROUP  
2818

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER  
INITIALS

HLC

"Apex 20K Programmable Logic Device Family", Data Sheet, March 2000, ver. 2.06, Altera Corporation, San Jose, CA, pp. 1-208.

HK

"Virtex 2.5V Field Programmable Gate Arrays", DS003 (v. 2.0), Preliminary Product Specification, March 9, 2000, Xilinx, Inc., San Jose, CA, pp. 1-72.

HLC

"Virtex™-E 1.8V Extended Memory Field Programmable Gate Arrays", DS025 (v1.0) March 23, 2000, Advance Product Specification, Xilinx Inc., San Jose, CA, pp. 1 and 6.

H. Kim

5/18/03